The performance and reliability of Charge Trap Flash with single and bi-layer Si-rich and N-rich nitride as the storage node is studied. Single layer devices show lower memory window and poor cycling endurance, and the underlying physical mechanisms for these issues are explained. An engineered trap layer consisting of Si-rich and Nrich nitride interfaced by a SiON barrier layer is proposed. The effect of varying the SiON interfacial layer position on memory window and reliability is investigated. Optimum bi-layer device shows higher memory window and negligible degradation due to cycling (at higher memory window) compared to single layer films. The role of SiON interface in improving the performance and reliability of bi-layer stacks is explained.
INTRODUCTION
Over the last few years, NAND Flash memories are experiencing tremendous growth because of data storage applications for portable electronics. As evident from the ITRS roadmap, NAND Flash scaling is progressing at a much faster rate than CMOS logic and is likely to hit the "red brick wall" in very near future [1] . It has been shown that Conventional Floating Gate (FG) Flash is difficult to scale beyond the 3X node due to cell to cell interference, loss of Control Gate to FG coupling, reduction in FG volume (hence the number of electrons stored per bit) [2] and the inability to scale the tunnel oxide thickness below about 7-8nm [1] . Of all the possible alternatives, Charge Trap Flash (CTF) [3] is an attractive candidate as it exhibits negligible cell to cell interference, planar structure hence better scalability and fully CMOS compatible fabrication process. However, CTF suffers from conflicting trends in memory window versus data retention and needs careful attention before becoming a viable technology option.
In the past, band gap engineering of the tunnel dielectric [4] , [5] as well as of the silicon nitride storage layer [6] , [7] has been done to improve CTF memory window and reliability. The use of multi-layer deposited tunnel dielectric [4] , [5] instead of conventional thermally grown SiO 2 may compromise the overall cell reliability, especially for Multi-Level Cell (MLC) operation that requires high Write/Erase (W/E) voltages for high memory window. Therefore, engineering the silicon nitride charge trap layer is a promising strategy to enhance the performance of CTF. Nitride composition gradients that resulted in a tapered band-gap structure demonstrated high memory window and retention but poor cycling endurance [6] . Recently, the use of silicon nitride-aluminum oxide-silicon nitride (NAN) composite as a storage layer demonstrated high memory window, good data retention and cycling endurance [8] .
In this paper, we propose a novel charge storage structure having a bi-layer silicon nitride with a controlled silicon oxynitride (SiON) interface between the two nitride layers. This band gap engineered storage node shows improved performance and reliability over single uniform nitride layer (this work) and graded-nitride devices reported elsewhere [6] . Comparable performance to the advanced NAN stack [8] is demonstrated, though with the advantage of simpler process integration by avoiding the incorporation of high-k dielectrics. The physical mechanism behind performance and reliability enhancement and stack design tradeoffs are discussed.
EXPERIMENTAL DETAILS
The fabrication process flow of the SONOS structures used in this work is illustrated in Table- 1. The gate stacks consist of a 3.5nm Rapid Thermal Oxide (RTO) as a tunnel dielectric, a LPCVD silicon nitride of varying thickness and composition as the charge trap layer, and a 8nm High Temperature Oxide (HTO) as a blocking dielectric.
The Si 2 H 6 /NH 3 flow rates were varied during the LPCVD process to obtain Si-rich (Si + ) and N-rich (N + ) single layers having varying thicknesses (devices D1 through D5 as listed in Table-2) . The Refractive Indices of N + and Si + blanket films were measured using a spectroscopic ellipsometer and was found to be 1.983 and 2.125 respectively, consistent with their compositional difference [9] . In bi-layer stacks, Si + nitride of different thicknesses (see Table- 2, devices D6 through D8) was deposited first, and then partially oxidized to produce ~2nm of SiON interface before N + nitride deposition [10] . The position of the SiON interfacial layer depends on the initial Si + nitride thickness as evident in Table-2 . N 2 anneal was done after HTO deposition, which was followed by poly deposition, implant and activation, gate metallization and gate patterning to complete device fabrication.
The device schematic, trap density and band diagram of single layer nitride stacks are illustrated in Fig. 1 . The trap density of Si + and N + layers [11] and the band gaps [6] are indicated in accordance with the existing literature. Similar diagrams for the bi-layer nitride stacks with the interfacial SiON layer is indicated in Fig. 2 . The narrow SiON interfacial layer, as depicted with lower trap density [12] and higher barrier height [9] in Fig. 2 , is consistent with literature. The different bi-layer stacks (D6 through D8 in Table- 2) have a progressively varying position of the SiON interface, which is essential to explore optimum interfacial position for best memory performance and reliability. The measurements were conducted on SONOS capacitor squares of length 100µm. + nitride is consistent with higher trap density reported in such films [13] . However, Si + nitride shows much lower saturation V FB of 3.5V at 19V programming bias, while the corresponding saturation V FB of N + nitride device is 7.5V at the same programming bias. Lower saturation V FB for Si + nitride can be linked to relatively shallow trap depth [14] in these films, which is consistent with published results [7] , [11] . Note that the initial V FB changes while the saturation V FB remains unchanged after only one W/E cycling. Therefore, the effective memory window for Si + nitride increases (3.3V to 4V) while that for N + nitride devices reduces (5.5V to 4V) after just a single W/E cycling at identical W/E bias (19V/−16V).
Figs. 5 and 6 respectively show the erase transients for Si + and N + nitride SONOS devices after programming to different V FB levels by using different programming biases. Irrespective of programmed V FB level, the devices can be erased to a final value, which however is much higher for N + nitride than that obtained for Si + nitride. While over erase is observed for Si + nitride, the N + nitride devices show evidence of permanent trapping (results in V FB shift of ~1.5V over the fresh device) as they cannot be erased (no matter how long the erase pulsed is applied) below 3.5V as shown in Fig. 6 s) compared to the N + nitride device, the later exhibiting a corresponding decay of only 0.04V. This suggests relatively (compared to N + nitride) shallow trap depth in Si + nitride, which, is consistent with published results [7] , [11] , and justifies low saturation V FB and faster erase observed in such films. Higher trap depth in N + nitride is responsible for the excellent retention characteristics but makes erase slow in such devices. To determine whether dominant charge loss is via the blocking top dielectric to gate or via the tunnel oxide to channel, retention was measured under varying gate bias stress as shown in Fig. 14. A positive gate bias stress would move the charge centroid towards the top dielectric, eventually resulting in charge loss by tunneling via the blocking dielectric to the gate. A negative gate bias stress on the other hand would push the electrons towards the tunnel dielectric and eventually enhancing the tunneling component via the bottom oxide. Note that charge loss was found to increase with negative bias, indicating that retention loss is primarily through the tunnel oxide. Therefore, the use of a slightly thicker tunnel oxide would reduce the retention loss observed in these devices. Fig. 15 shows the W/E cycling endurance characteristics of all the bi-layer stacks. Compared to the single layer devices (see Fig. 9 ), all bi-layer devices show remarkable improvement in cycling induced erase state V FB degradation. Though there is a strong dependence on the position of the SiON interface layer, the erase state V FB shows negligible degradation for Si + /N + = 4/4 and 6/2 (nm) bi-layer device. This is in stark contrast to the single layer nitride endurance results in this study as well as in the literature [3] , [6] , [7] , [16] , [17] and consistent with recent results on NAN stacks [8] cycling endurance is worth a mention as the improvement is inexplicable by attribution to simply the ratio of Si + vs. N + nitride layer thickness in the bi-layer stack (as plausible in the case of W/E or retention performance). The signature effect of the SiON barrier layer explains the improvement for the bi-layer endurance as single layer nitride endurance is poor -regardless of the choice of nitride composition. The physical mechanism responsible for the differences between single layer and bi-layer stacks is discussed next.
Bi-layer Stacks

Physical Mechanisms
As explained previously, the program speed and retention are qualitatively consistent with trap density and trap depth for single layer Si + and N + nitride films. Si + nitride reportedly has higher trap density and lower trap depth [11] and therefore shows high program speed, good erase capability but low saturation V FB . The resultant higher charge mobility (hopping conduction) can explain the low fixed charge and no permanent trapping at the nitride/HTO interface in these films. The converse (low trap density and high trap depth) is true for N + films, which manifests as large permanent trapping, good retention but high saturation V FB . Both Si + and N + nitride stacks show erase V FB degradation during cycling as a result of trap generation at the blocking HTO/nitride interface.
For bi-layer stacks, the potential barrier provided by the SiON interface (Fig. 1c) divides the trap layer into two potential wells and likely confines the injected charges to the bottom Si + nitride potential well. This key insight can be obtained by comparing the erase V FB for single and bi-layer stacks ( Fig. 9 and 15) . As shown before, the HTO blocking oxide/N + nitride interface is responsible for permanent charge trapping in the single layer devices. While this interface is also present in the bi-layer devices, it does not affect the erase state because carriers are blocked by the SiON barrier layer from reaching the N + nitride/HTO interface and permanent trapping is avoided. This is evident from the dramatic fixed charge reduction as seen in Fig. 10 for the Si + /N + = 4/4 and 6/2 (nm) devices, which also show excellent (like Si + nitride single layer) erase characteristics. It is interesting to note that the Si + /N + = 2/6 (nm) bi-layer device still shows some permanent trapping and poorer erase as the bottom Si + nitride layer gets consumed into SiON and the barrier is nonexistent.
The large discontinuity in retention as seen in Fig. 13 for bi-layer stacks having non-negligible bottom Si + nitride is consistent with the material dependent trap depth in the vicinity of the critical charge loss path (i.e. the tunnel oxide) [6] , [7] , [12] , [18] , [19] . The composition independent nitride/HTO interface degradation with cycling in single layer nitride splits is avoided in Si 
